UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor moritz_hsiao
Visitor
474 Views
Registered: ‎05-24-2018

Cannot match address and read data in ddr4 using KCU105

Hi , 

I have tried to find the similar question in this forum.

I find the link below.

But it seems the problem didn't be solved.

https://forums.xilinx.com/t5/Memory-Interfaces/write-address-a-b-c-E-F-into-data-A-B-C-E-F-then-I-read-address/m-p/783007?collapse_discussion=true&page=8&q=ddr4%20read&search_type=thread

I got the same problem

I have tried to write form 0~1000 to address and data

Then I read from address 0 to address 1000

I got the value begin from 9XX 9XX ...1000 0 8 16

I have treid 

1. write data in other address which is continous.

2. update Vivado version from 2017.3 to 2018.2

3. write 1000 address and read only for 500

4. pulldown app_en for some clocks while changing from read to write command or from write to read command.

write.pngwrite startread begin.PNGread beginread start.PNGfirst value

 

 

can anyone helps.

thanks

0 Kudos
9 Replies
Xilinx Employee
Xilinx Employee
461 Views
Registered: ‎08-21-2007

回复: Cannot match address and read data in ddr4 using KCU105

As the burst length is 8,, I suggest you change the address as 0x0, 0x8, 0x10, etc.

0 Kudos
Visitor moritz_hsiao
Visitor
458 Views
Registered: ‎05-24-2018

回复: Cannot match address and read data in ddr4 using KCU105

I did the address changing in 0x0, 0x8, 0x10.

What i showed is Decimal

0 Kudos
Xilinx Employee
Xilinx Employee
426 Views
Registered: ‎08-21-2007

回复: Cannot match address and read data in ddr4 using KCU105

Did you make any modification with DDR4 IP? Can you have a try to run simulation on the IP example design to check the simulation enviroment/settings?

0 Kudos
Visitor moritz_hsiao
Visitor
419 Views
Registered: ‎05-24-2018

回复: Cannot match address and read data in ddr4 using KCU105

ipset1.PNGipset2.PNGipset3.PNGipset4.PNG

 

here are my ip settings.

I didn't do much change in setting.

 

I have studied and run the simulation in example design and the result is right.

The scope and timing was checked with datasheet.

 

I have no idea what did I missed.

0 Kudos
Visitor moritz_hsiao
Visitor
338 Views
Registered: ‎05-24-2018

回复: Cannot match address and read data in ddr4 using KCU105

can anyone help?

0 Kudos
Moderator
Moderator
201 Views
Registered: ‎11-28-2016

回复: Cannot match address and read data in ddr4 using KCU105

Hello @moritz_hsiao ,

Your app_interface traffic masters are not driving the traffic correctly.  First I would check out the User Interface section of PG150 starting on page 122 of the latest version.  Next take a look at the Command Path, Write Path, and Read Path sections.  When you're going over these keep in mind all three of these paths are independent so if your traffic master is not driving things correctly then you'll issue write commands without write data, or write commands to the wrong address, or fill the write data FIFOs without write commands.  Next generate the example design on the KCU105 and run through the example design simulation to view the transactions on the app_interface.  From there you can create a test with a smaller and smaller amount of transactions until you can isolate the scenario where your app_interface master goes wrong.

0 Kudos
Visitor moritz_hsiao
Visitor
193 Views
Registered: ‎05-24-2018

回复: Cannot match address and read data in ddr4 using KCU105

Hi Ryana,

 

Would you please tell me why you know my app_interface is not driving correctly

I have checked and checked the waveform in PG150 for latest version(2018, April 4, p131-135).

But I didn't find any wrong on it.

Would you please note me what I should notice first? Thanks.

0 Kudos
Xilinx Employee
Xilinx Employee
180 Views
Registered: ‎08-21-2007

回复: Cannot match address and read data in ddr4 using KCU105

Is your problem reproduced in simulation? Before these write/read operations (with problem),  from the ILA, it seems there's some other write/read transaction after DDR4 controller calibration. Right?

0 Kudos
Visitor moritz_hsiao
Visitor
159 Views
Registered: ‎05-24-2018

回复: Cannot match address and read data in ddr4 using KCU105

Hi Kren,

 

1. I ran the example desgin simulation before, the result is okay.

    I have checked the timing and the waveform between example and mine.

    There's no different.

 

2.    The scope i attached is for 1000 write and 500 read inturn

0 Kudos