04-15-2019 01:54 AM
Hi, we are using Micron's LPDDR4(MT53E256M32D2DS-053AUT) in our MPSoC design. But I have issues on how to set the parameters in DDR configuration when customizing the MPSoC IP. Some parameters are not clearly specified in Micron's datasheet. Can you give me any suggestions?
I put the Micron's datasheet attached.
04-18-2019 10:09 AM - edited 04-18-2019 10:16 AM
I am assuming that you're using a standard package type that allows for the higher data rates. If you're using a different package then the same logical flow applies for calculating your timing parameters based on a lower clock rate.
Based on DS925 for Zynq UltraScale+ MPSOC, for a dual die package LPDDR4, the max data rate is 2133Mbps as shown in the screenshot below.
For device frequency of 1066 MHz and a 8GB dual die LPDDR4, the following are the configuration settings per the Micron Data sheet:
The DRAM density per channel is doubled since these are 16 bit channels giving us 8192Mbits per configuration in the Micron Data sheet as shown below:
As derived from above, here are the recommended settings:
Here is the link to the supporting document for your reference: