UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor painkil
Visitor
207 Views
Registered: ‎09-27-2014

DDR4 64bit with KU5P (PCI Express) pin mapping problem.

I have a problem with PCI Express Gen3 with DDR4 64bit component.

XCKU5P-FFVB676 have 4 HP banks (64, 65, 66, 67)

Because of that I need 2 QSPI (MT25QU01G) to meet pci express booting time limitation time (100ms), I assigned bank 65 with second QSPI memory. (I'll use Tandem PROM)

But when I trying to check pin MIG DRC with 64, 66, 67 bank I got below message.

==> Bank should be assigned in consecutive

 

Is there any way to meet DDR4 64bit with PCI express fast configuration?

Please help me.

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
175 Views
Registered: ‎08-21-2007

回复: DDR4 64bit with KU5P (PCI Express) pin mapping problem.

Is it possible to assign QSPI memory to bank 64 or 67? Is there any requirement for the DDR4 performance? Any HR banks can be used for DDR4 interface?

0 Kudos
Visitor painkil
Visitor
164 Views
Registered: ‎09-27-2014

回复: DDR4 64bit with KU5P (PCI Express) pin mapping problem.

Thank you for your reply.

Please check my current situation.

 

1. QSPI Memory to bank 64 or 64.

   - Because of this QSPI memory should be exist in bank 65 because this pin is locked as configuration memory.

2. DDR4 Performance

   - I sould use HP bank, because KU5P-FFVB676 only have 72 HD IOs

  - And I need 20 GB/s DDR bandwidth to store and load from PCI express and zQSFP+ (100Gbps + 64Gbps)

Thank you.

0 Kudos