We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


MIG simulation ui_clk

Posts: 136
Registered: ‎03-03-2011

MIG simulation ui_clk

Vivado 2016.4 targeting Zynq 45 part.


I've generated the behavioral simulation model for MIG. I'm using the UI interface. Looking at the app_rdy signal I am seeing a delay from the rising clock edge of ui_clk to app_rdy changing (see screenshot below). I would expect these signals to change at the same time in a behavioral simulation as app_rdy (and other app_* interface signals) should be synchronous to this clock. Why is there this delay?