UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

Need something like a memory fence

Highlighted
Adventurer
Posts: 83
Registered: ‎09-25-2015

Need something like a memory fence

I have a topic that is MIG and HLS related. The topic is explained here: https://forums.xilinx.com/t5/High-Level-Synthesis-HLS/Need-something-like-a-memory-fence/m-p/747282/highlight/false#M8165

 

To me it looks, like memory operations are over optimized (within MIG) by letting overtake requests other request leaving a full pipeline of unprocessed requests behind.

 

  • At first: Is this assumption true for MIG4.0 (Vivado 2016.4) ?
  • Is there a solution to get a memory fence or marker inserted, so that one can be sure a memory write is done ?

Thanks!

/Jesko

 

Adventurer
Posts: 83
Registered: ‎09-25-2015

Re: Need something like a memory fence

no one with ideas here ?