UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor fllf2005
Visitor
1,187 Views
Registered: ‎06-07-2017

ZCU106 PL DDR4 PIN MAPPING ISSUE

I am using PL DDR4 (MIG) on zcu106 board. The configuration of ddr4 (MIG) is based on  board preset. But after synthesis, I got critical warning, it complains that some of ddr4 ports cannot be assign pins based on the preset. The message is showing below: 

 Capture1.PNG

 

I open the i/o planning and try to set pins for these ports manually based on the board doc, but it does not allow me to set specific pins for these ports. The message is showing below: 

Capture2.PNG 

Does anyone know about this? 

 

 

Tags (5)
0 Kudos
6 Replies
Moderator
Moderator
1,091 Views
Registered: ‎02-11-2014

Re: ZCU106 PL DDR4 PIN MAPPING ISSUE

Hello @fllf2005,

 

I did not receive any critical warnings in Vivado 2018.1 while using the ddr_sdram preset. Can you please try using the below settings in your IP, then building the IP Example Design to see if you still run into the issue?

 

zcu106_preset.PNG

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Visitor fllf2005
Visitor
1,057 Views
Registered: ‎06-07-2017

Re: ZCU106 PL DDR4 PIN MAPPING ISSUE

Hi @coryb,

 

I used the same setting as yours. But I saw the critical warning said some ports of DDR4 cannot be assigned pins.

 

Thanks,

Tianqi

0 Kudos
Moderator
Moderator
1,024 Views
Registered: ‎02-11-2014

Re: ZCU106 PL DDR4 PIN MAPPING ISSUE

Hello @fllf2005,

 

I have sent you an EZmove package with the testcase / example design I used for 2018.1 / ZCU106. Please test it our on your end.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor fllf2005
Visitor
1,006 Views
Registered: ‎06-07-2017

Re: ZCU106 PL DDR4 PIN MAPPING ISSUE

hello @coryb,

 

After I create an empty constrain file (.xdc), all the pins can be set correctly based on board preset. Is this a bug related to the software?  

 

Thanks,

Tianqi

0 Kudos
Moderator
Moderator
998 Views
Registered: ‎02-11-2014

Re: ZCU106 PL DDR4 PIN MAPPING ISSUE

Hello @fllf2005,

 

You should not have any MIG constraints in the top level XDC if you are using the board presets for MIG. What constraints do you have leading to your issue?

 

Thanks

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor fllf2005
Visitor
974 Views
Registered: ‎06-07-2017

Re: ZCU106 PL DDR4 PIN MAPPING ISSUE

hello @coryb,

 

The issue is, previously, I do not have a constrain file in the top level. After I create an empty constrain file, it works.

 

Thanks,

Tianqi

0 Kudos