UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor cataclysm10
Visitor
473 Views
Registered: ‎05-16-2018

Zynq UltraScale+ x64 LPDDR3 support in PL

Jump to solution

I have a question regarding the Zynq UltraScale+ MPSoC and LPDDR3 support on the PL side.

 

The LPDDR3 controller IP overview indicates x64 device targets. However, PG150 shows only x32 device support. Additionally, at the following link there is no mention of support for LPDDR3 on the Programmable Logic Memory Solutions section for these devices.

 

https://www.xilinx.com/products/technology/memory.html#overview

 

 

 

I want to confirm that it appears there is really only support for LPDDR3 (x32 & x64) on the PS side and there is minimal support (x32) if any for LPDDR3 on the PL side.

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
636 Views
Registered: ‎11-28-2016

Re: Zynq UltraScale+ x64 LPDDR3 support in PL

Jump to solution

Hello @cataclysm10,

 

In the Feature Summary section of the LPDDR3 documentation in PG150 starting on page 259 you'll see that the PL can only support x32 devices. Note that the PL only supports single rank, single placement, and single die components.  There's a link to PG150 in my signature.

 

In Table 17-2 Example Memory Configurations on page 430 of UG1085 for the Zynq UltraScale+ MPSoC PS memory interfaces you'll see that the IP can support two placements of x32 devices for a total of a 64-bit wide interface.

https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf

1 Reply
Moderator
Moderator
637 Views
Registered: ‎11-28-2016

Re: Zynq UltraScale+ x64 LPDDR3 support in PL

Jump to solution

Hello @cataclysm10,

 

In the Feature Summary section of the LPDDR3 documentation in PG150 starting on page 259 you'll see that the PL can only support x32 devices. Note that the PL only supports single rank, single placement, and single die components.  There's a link to PG150 in my signature.

 

In Table 17-2 Example Memory Configurations on page 430 of UG1085 for the Zynq UltraScale+ MPSoC PS memory interfaces you'll see that the IP can support two placements of x32 devices for a total of a 64-bit wide interface.

https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf