We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


qdr2+ memory in xcku115 board

Posts: 31
Registered: ‎04-18-2015

qdr2+ memory in xcku115 board

hi all,

we are designing a custom board with XCKU115-2FLVB1760I  kintex ultrascale fpga, decided to add memory qdr2+ from cypress.so when we did the mig (memory interface generator) it is clear that x72 datawidth wont spport.is it true?so qdr2+ pinplanning in mig automatically done in 44,45,46 banks.

is there anymethod to change pinlocking to diffrent banks?

if x36 interface is maximum,then 2 qdr2+ we may have to add.second qdr2+ pinplanning done at 50,51,52,is it correct?

Posts: 294
Registered: ‎02-11-2014

Re: qdr2+ memory in xcku115 board

[ Edited ]

Hey @harikrishnani,


The Byte Planner behaves as it should per PG150 "Pin and Bank Rules for QDRII+". I would also recommend looking in the "Feature Summary" section for native QDRII+ support. https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf


If you need more density you will need to make a custom CSV as shown in https://www.xilinx.com/support/answers/63462.html


We also have Board Guidelines for QDRII+ in UG583. Make sure to look in the "PCB Guidelines for Memory Interfaces" as well as the "PCB Guidelines for QDR II+ SRAM".



If you have any questions about QDRII+ pin planning please let me know.




Don’t forget to reply, kudo, and accept as solution.