UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

system clock and reference clock of MIG

Accepted Solution Solved
Adventurer
Posts: 80
Registered: ‎12-05-2016
Accepted Solution

system clock and reference clock of MIG

hi all,

i am asking a basic question here because it is creating a lot of confusion to me. while customizing MIG IP we will set two clock periods,rights??after generating the IP, In the component definition sys_clk and reference clock are there. Which clock corresponds to the input clock period?

please reply.

Thanks in advance,

Reshma


Accepted Solutions
Moderator
Posts: 5,488
Registered: ‎09-20-2012

Re: system clock and reference clock of MIG

Hi @reshmaakhil

 

sys_clk 

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)

View solution in original post


All Replies
Moderator
Posts: 5,488
Registered: ‎09-20-2012

Re: system clock and reference clock of MIG

Hi @reshmaakhil

 

sys_clk 

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
Adventurer
Posts: 80
Registered: ‎12-05-2016

Re: system clock and reference clock of MIG

thanks @vemulad. now its clear.