UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor tki
Visitor
127 Views
Registered: ‎08-20-2018

100Eth and gt_txusrclk1

Hi,

I am trying to instantiate the 100G Eth subsystem to use in zcu111.

However, I have some problems, it seems that the gt_txusrclk2 is not running.

I am using the gt_refclk in pins v32 &V31.

Any ideas what could cause the gt_usrclk2 to be not running ?

Do I have to enable it somehow from the EthCore or ?

 
 
 
 
0 Kudos
3 Replies
Moderator
Moderator
106 Views
Registered: ‎07-30-2007

Re: 100Eth and gt_txusrclk1

Check the IO report and make sure all the pins are correct.  Check your power supply levels.  If possible scope the refclk at the input pins.

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos
Visitor tki
Visitor
75 Views
Registered: ‎08-20-2018

Re: 100Eth and gt_txusrclk1

In the IO report the pins are in correct position.
The powers should be OK.

So, far I am not able to measure the clock, meaning not able to find a correct position to measure

 

0 Kudos
Visitor tki
Visitor
56 Views
Registered: ‎08-20-2018

Re: 100Eth and gt_txusrclk1

Hi,

I think it was up to setting the correct freq from ext-pll and then resetting the core.

One thing still:
what is the meaning of the
"gt_loopback_in(11:0)" and what should be connected there ?

0 Kudos