UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie jazz
Newbie
71 Views
Registered: ‎06-25-2019

Aurora INIT_CLK

I need to drive the GT_RESET port of an Aurora 8b/10b core in a legacy design. The documentation for the version of the core that it was generated with (UG353 LogiCORE IP Aurora 8B/10B v5.3) states that GT_RESET is debounced to INIT_CLK, however there is no INIT_CLK port on the interface. What clock should I sync the signal driving GT_RESET to?

I can't move to a later version of the Aurora core as the interface is very different and I'm also concerned this might introduce differences in behaviour which I can't afford for this legacy design.

 

 

0 Kudos