UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
164 Views
Registered: ‎11-03-2013

Aurora core clock sharing

We need to use the Aurora core for Chip2Chip connection (Artix7 to Virtex7 US).

I need only a single transceiver for this task, on both sides.

On the Artix7 side, it looks like the core is using both PLLs (PLL0 and PLL1) in the quad.

We would like to use one of the PLLs for the remaining 3 transceiver in the Quad for an other interface.

Is there an easy way to use the other PLL for a different core or the Aurora core must use both PLLs?

0 Kudos