UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie mpal
Newbie
7,463 Views
Registered: ‎11-07-2014

DAC in Spartan 3E FG320

The code is  giving correct result in testbench (which is being tested without clock division) . After downloading the program no output is coming to SPI- MOSI and also no output on SDI but U16 is giving the low frequency clock. The twelve bit data sent to the DAC is 100000000000.The program and the UCF are attached herewith; Pl. give suggestions. Thanks.

0 Kudos
1 Reply
Explorer
Explorer
7,378 Views
Registered: ‎02-22-2010

Re: DAC in Spartan 3E FG320

Are you deasserting the input RESET?

 

Note: you have a typo in the UCF. It should be

TIMESPEC TS_clk1 = PERIOD "clk_50" 20 ns HIGH 50%;

0 Kudos