UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
9,388 Views
Registered: ‎10-25-2009

Dynamic Switching of 1000BASE-X and SGMII Standards

From PG047 <1000BASE-X PCS/PMA or SGMII v14.1>  P239,

 

when switch1000base mode to SGMII mode, if need write register 17 with "1"?

 

BTW, I connect basex_or_sgmii with value "1'b0"

 

and use mdio to write or read core's registers.

 

Thanks

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
9,382 Views
Registered: ‎02-06-2013

Re: Dynamic Switching of 1000BASE-X and SGMII Standards

Hi Jenny,

 

Yes you need to configure the bit 0 of register 17 to select between SGMII and BASEX modes.

 

0:BASEX mode and 1:SGMII mode.

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos
9,379 Views
Registered: ‎10-25-2009

Re: Dynamic Switching of 1000BASE-X and SGMII Standards

Hi yenigal,

Thanks for your help.

 

When switch to SGMII mode, I did such action:

 

1) REG17 write "1"

 

2) REG0 write "0200"

 

If I missed something else?

 

After it, the status_vector[7] : PHY Link Status always be low.

 

Thanks

0 Kudos
Xilinx Employee
Xilinx Employee
9,367 Views
Registered: ‎02-06-2013

Re: Dynamic Switching of 1000BASE-X and SGMII Standards

Hi Jenny,

 

As you are writing REG0 with "0200" i.e disabling Autonegotiation.

 

The  PHY Link Status can be ignored.

 

Below is the description from PG047

 

When operating in SGMII mode, this bit represents the link status of the external PHY device attached to the other end of the SGMII link.

However, this bit is only valid after successful completion of auto-negotiation across the SGMII link

. If SGMII auto-negotiation is disabled, then the status of this bit should be ignored.

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos