UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
2,130 Views
Registered: ‎11-28-2011

Gigabit Ethernet via two SGMII cores and EMIO on Zynq

Anyone have success implementing two SGMII cores in hardware?  I've followed XAPP1082 and PG047 as a guide. We've tried with
Auto-Negotiation enabled and disabled. We verified that status_vector[0] and [1] are asserted, but can't communicate with MDIO or perform ping operations between the link partner.

 

As far as connecting the two cores, is it a matter of following Table 3-1?

Tags (3)
0 Kudos
1 Reply
Adventurer
Adventurer
2,074 Views
Registered: ‎01-28-2013

Re: Gigabit Ethernet via two SGMII cores and EMIO on Zynq

@polyee13 Are you using ZC706? if so you can't do two SGMII.

 

I have used 1 in few hardware without any issues. Does having just one SGMII work for you?

0 Kudos