UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor shynasd
Visitor
85 Views
Registered: ‎06-13-2018

JESD sync issue

Hello,

I am using Xilinx JESD transmitter IP core 7.1 along with AD9164 DAC receiver. Once in while it is observed that even after sync de-assertion JESD transmitter is transmitting K28.5 character.

ILA_jesd.png

 

Thanks and regards,

Shyna

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
68 Views
Registered: ‎08-10-2007

Re: JESD sync issue

If sync is deasserted, and you see K characters (bcbcbcbc) being sent, this could trigger a resync event.  After this data is seen on the link, does the link lose synch and resync?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor shynasd
Visitor
51 Views
Registered: ‎06-13-2018

Re: JESD sync issue

Once the K characters (bcbcbcbc) are being received, sync~ signal is de-asserted(logic high) and remains in that state. The link will not resync unless and until it is forced to do so.

0 Kudos