UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor czeh@ball
Visitor
179 Views
Registered: ‎11-09-2018

PG294 - ETRNIC IP - incorrect or missing information

After walking through the example design for the ETRNIC IP, I noticed a couple missing or incorrect information in the PG294.

A. The example design set the Register Space of 0x0050, but the PG does not have any information for this address.  What is this address?

B.  The example design set the Register Space of 0x0058, but the PG does not have any information for this address. What is this address?

C. In Figure 2-2, you have 'sq_pidb' twice, but it appears that it should only be on the SEND Queue drawing. Please fix the drawing.

D.  In the Debug section, you mention 'xbuilds' to find a given script.  Can you share this script and remove the reference to xbuilds area?

E.  It is not very clear to how the SEND command is sent or received by the IP.  Please add more timing diagrams of the interface associated with the  SEND, READ, and WRITE requests.

Thank you,
Chris

0 Kudos
1 Reply
Visitor czeh@ball
Visitor
83 Views
Registered: ‎11-09-2018

Re: PG294 - ETRNIC IP - incorrect or missing information

The ETRNIC IP is very similar to the bigger brother of ERNIC IP.  The register space that is used in ETRNIC that was mentioned above that does not correlate with the PG, is actually used in the ERNIC IP.  These addresses can be ignored if they are not mentioned in the PG.

0 Kudos