UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
2,779 Views
Registered: ‎03-12-2015

Validating QSGMII IP

We have two KC705 boards.We want to test QSGMII before going using this IP.In datasheet, mentioned as in pic.Where can we find tested design files? How did you test this IP? what is the mode of operation?

 

Thanks in advance

waiting for response....

QSGMII_1.png
0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
2,695 Views
Registered: ‎02-06-2013

Re: Validating QSGMII IP

Hi

 

The core was tested with internal design and in SMA/SFP loopback.

 

 You can just use the example design for basic link up and for data transmission you can integrate the TEMAC example designs to the 4 ports and test it.

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos
2,509 Views
Registered: ‎03-12-2015

Re: Validating QSGMII IP

With external PHY , it is not working.You should check with External PHY and share the design.It will be helpful for users.
0 Kudos
1,996 Views
Registered: ‎07-06-2017

Re: Validating QSGMII IP

Ok the problem seems to be fixed.

0 Kudos