UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor tpotdar
Visitor
7,643 Views
Registered: ‎05-30-2013

What is the IO standard use in .adc file for Aurora v9.1 on Virtex 7 690tffg1157-2

I am new to FPGA pin assignment  and would appreciate if some would clear the following:

 

The .xdc file generated with Aurora IP does not specify the IO Standard  also the directions of the pins are not edittable after exporting the .xdc file.

I know the same question was asked on the forum(http://forums.xilinx.com/t5/Connectivity/What-type-of-IO-should-be-used-for-Aurora/td-p/289115), but it was for ISE, which again I expect to be the same for VIVADO virtex7, but since didn't find any document on this, would appreciate if someone could confirm it.

Also why there are no pin mapping in .xdc file as oppose to .ucf file of ISE?

 

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
7,635 Views
Registered: ‎07-31-2012

Re: What is the IO standard use in .adc file for Aurora v9.1 on Virtex 7 690tffg1157-2

Hi,

 

You need to specify LOC and IO standards in XDC for all input and output ports of the design in the top level XDC file. Check if you can find some information from this XAPP design guidelines Table2 - http://www.xilinx.com/support/documentation/application_notes/xapp1192-aurora-64b66b-on-kc705.pdf

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos
Xilinx Employee
Xilinx Employee
7,633 Views
Registered: ‎07-23-2012

Re: What is the IO standard use in .adc file for Aurora v9.1 on Virtex 7 690tffg1157-2

Hi,

 

Aurora IP core generates three xdc files-

 

1. aurora_64b66b_0_ooc.xdc-> Defines timing constraints on INIT_CLK, user_clk,sync_clk &recclk.

2. aurora_64b66b_0_clocks.xdc-> sets false paths on unwanted paths.

3. aurora_64b66b_0.xdc-> Has GT related LOC constraints.

 

Attached is the snippet of aurora_64b66b_0.xdc. These are the basic constraints generated by the core. Coming to the IOSTANDARD, the user is prohibited from defining the IOSTANDARD for GT, the tool would configure it.

 

For all other ports like lane_up, channel_up or any other clock related constraints, the expectation is that the user defines them.

 

If you are looking for a reference/guidnace on how to do this, the xdc file generated with example design would help you. I'm attaching it for your reference.

 

Regards,

Krishna 

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
Capture.PNG
0 Kudos
Moderator
Moderator
7,605 Views
Registered: ‎02-16-2010

Re: What is the IO standard use in .adc file for Aurora v9.1 on Virtex 7 690tffg1157-2

All the IOs other than GT/REFCLK location needs to be board specific. This is the reason why the core does not specify any locations in the .xdc files. Earlier, they used to be targeted to one of the characterization boards.

You could refer to XAPP1192/XAPP1193 for guidance to use the Aurora cores to a board. XAPP takes KC705 as an example.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos