UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor surfride
Visitor
1,556 Views
Registered: ‎12-21-2012

about jesd core operation

I simulated using example design and the settings are pN:13, pNt:15, pCS:2,pCF:1 (scramble off, subclass 1,F:4, K:32, 4lane) And checked K character and serdes input data is working normal. I need to change data bit widths to 15bit. So I just changed the sets as pN:15, pCS:0, pCF:0 and Input data as 16bit (jesd core input data) and the data is a simple counting data. And changed control bit data (in the example design) as 2 bit zeros. But in the simulation, there’re continuous K character in the MSB portion as bellows. What’s the cause of this problem ?

 

2017-08-29 17;26;39.JPG

0 Kudos