UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor elotb
Visitor
7,488 Views
Registered: ‎02-14-2015

ibert not lock

hi everyone:

i am using xc7k325t_fgg900_2i running ibert, but the PLL does not lock.

no mater what speed(2.5G 3.125G 5G 6.25G)

no mater whitch ref_clk(0 or 1)(125MHz or 156.25MHz)

no mater whitch quad(115 or 116 or 117 or 118)

no mater what version i use (ISE14.7_ibert2.02a or vivado2014.4_ibert3.0)

问题截图.png

but i download my same bit to another board,which designed very similar to my board, it worked, at least the PLL can lock.

thank you.

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
7,448 Views
Registered: ‎02-16-2014

Re: ibert not lock

Hi,

 

Did you try changing the loopback modes?

 

Please follow the debug steps provided in this below user guide.

http://www.xilinx.com/support/answers/46136.html

0 Kudos
Moderator
Moderator
7,405 Views
Registered: ‎02-16-2010

Re: ibert not lock

Confirm if reference clock exist at the GT input pins. You can confirm this by forwarding the output of IBUFDS_GTE2 to a pin.

Following is the clocking structure.
IBUFDS_GTE2 => BUFG => ODDR => pin to probe
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos