UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
377 Views
Registered: ‎12-12-2018

CoolRunner-II USERCODE register access via the CPLD internal logig

Does anyone know if it is possible to use CoolRunner-II USERCODE register that is normally available on JTAG also for impact on internal logic?

 

0 Kudos
4 Replies
Moderator
Moderator
363 Views
Registered: ‎01-15-2008

Re: CoolRunner-II USERCODE register access via the CPLD internal logig

No, you cannot access the usercode in the CPLD logic. It is accessible only through JTAG

0 Kudos
352 Views
Registered: ‎12-12-2018

Re: CoolRunner-II USERCODE register access via the CPLD internal logig

From a technical point of view, it should be evan easy to implement in CPLD. I can imagine 32 bit register wihch is accesible via JTAG and have also possibility to conenct to internall logic arry, isn't it? What is reason why there is no such conenction?
0 Kudos
Moderator
Moderator
332 Views
Registered: ‎01-15-2008

Re: CoolRunner-II USERCODE register access via the CPLD internal logig

coolrunner cpld's are small devices/low cost devices compared to FPGA's and do not have the features like bscan & user_access primitive which are available in fpga's.

what is the reason for looking this feature?

0 Kudos
317 Views
Registered: ‎12-12-2018

Re: CoolRunner-II USERCODE register access via the CPLD internal logig

We are looking for mechanism that enables us to configure CPLD in two modes of operation. With no configuration change (reprogramming) and available very fast after startup, that is why it can not be EEPROM eg. The idea was to program only USERCODE via JTAG and decode it internally.

0 Kudos