UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
368 Views
Registered: ‎01-24-2018

IPI_MASK

In the lib metal amp demo there is a line in common.h that says...

 

#define IPI_MASK   0x1000

 

Where did this 0x100 value come from please.

I could of sworn I found it one day but I cannot recall where.

 

aTdHvAaNnKcSe.

 

0 Kudos
1 Reply
Moderator
Moderator
337 Views
Registered: ‎05-10-2017

Re: IPI_MASK

This is the interrupt enable mask to receive IPI from RPU.

 

Please refer to UG1085, IPI Interrupts and Message Buffers section in Interrupts Chapter

RPU0 uses CH1 IPI

See CH1_IER register description in UG1087. Bit 8 should be enabled for RPU0. If you were using RPU1 this would be 0x200

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------