UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
5,596 Views
Registered: ‎11-27-2016

AURORA 64B66B

Hello,

           I am using AURORA 64B66B fo SFP in K7  board(it is for Receiver)..  I am following xapp1212-simplx ..and not clear about  the following(Default from Aurora),

set_property LOC AG14 [get_ports RX_HARD_ERR] 

set_property IOSTANDARD LVCMOS18 [get_ports RX_HARD_ERR] 

As per my board how to choose this pin and corresponding PIN

My  FPGA: xc7k160tffg676  High Range(HR Type)

0 Kudos
8 Replies
Community Manager
Community Manager
5,547 Views
Registered: ‎07-23-2012

Re: AURORA 64B66B

You can assign this to any pin of your choice on your board. If you don't have LEDs on your custom board, you can connect this port to a VIO to monitor it's state.

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
0 Kudos
Explorer
Explorer
5,538 Views
Registered: ‎11-27-2016

Re: AURORA 64B66B

Thanks for your response,

   How to connect this to VIO, I am not aware about this

0 Kudos
Xilinx Employee
Xilinx Employee
5,521 Views
Registered: ‎02-14-2014

Re: AURORA 64B66B

Hello abinaya1991@,

 

In order to be familiar with VIO core, you can follow steps in below tutorial -

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug936-vivado-tutorial-programming-debugging.pdf

Regards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
Community Manager
Community Manager
5,507 Views
Registered: ‎07-23-2012

Re: AURORA 64B66B

You can check Vivado Lab Tools in Aurora IP customization GUI as shown below to include ILA and VIO cores in the design.

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
Capture.PNG
Explorer
Explorer
5,482 Views
Registered: ‎11-27-2016

Re: AURORA 64B66B

So, 

      Don't we need to assign the pin in XDC? Shall I remove this line in xdc? 

0 Kudos
Moderator
Moderator
5,419 Views
Registered: ‎02-16-2010

Re: AURORA 64B66B

If you are monitoring RX_HARD_ERR using VIO, you can remove the LOC constraint in .xdc file
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Explorer
Explorer
5,393 Views
Registered: ‎11-27-2016

Re: AURORA 64B66B

Hi,

     After adding the VIO IP in our Aurora example design, How to connect the specification to VIO? 

0 Kudos
Moderator
Moderator
5,119 Views
Registered: ‎02-16-2010

Re: AURORA 64B66B

Please generate IP with "vivado lab tools" option and generate IP example design. You can refer to example code in IP example_design file to know how to use VIO.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos