cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Observer
Observer
9,363 Views
Registered: ‎09-30-2015

Analog Stimulus file (SIM_MONITOR_FILE) placement.

Jump to solution

Hello all,

 

Where should I place my design.txt file to be read during simulation?

 

Thank you,

Shruthi.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
17,360 Views
Registered: ‎10-24-2013

Hi @shruthi_07

 

You just need to run the simulation for some more time. I got the signals toggling around at 52000 ns. Attaching the screenshot for your reference.

Thanks,Vijay
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.

View solution in original post

Capture.JPG
7 Replies
Highlighted
Xilinx Employee
Xilinx Employee
9,343 Views
Registered: ‎10-24-2013

Hi @shruthi_07

 

You can place it the location of your interest and point the path in the module instatitation with the variable SIM_MONITOR_FILE.

Thanks,Vijay
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Moderator
Moderator
9,338 Views
Registered: ‎01-15-2008

also you can refer to the following document in page 21

http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf

 

0 Kudos
Highlighted
Observer
Observer
9,337 Views
Registered: ‎09-30-2015

Hi vijay,

 

I did exactly the same thing. But still my design wouldn't read my stimulus file. 

I use Vivado design suite 2015.4 with Artix7 Basys3 (xc7a35tcpg236-1) tool. I had modified "ug480_7Series_XADC.zip" file according to my device.

Please check the attached file, and help me find the mistake.

 

Thank you,

Shruthi.

Verilog_XADC.JPG
0 Kudos
Highlighted
Observer
Observer
9,325 Views
Registered: ‎09-30-2015
Hi kkn,
The pdf reads, "The XADC primitive also has an attribute called SIM_MONITOR_FILE that points to the analog stimulus file... UNISIM and SIMPRIM models use this text file during
simulation. This is the only way analog signals can be introduced into a simulation of the
XADC."
But after the <Verilog_dir>/data/verilog/src/unisims/....does not have 'SIM_MONITOR_FILE'. Is it a reason for the design to not read the stimulus file?
Thanks,
Shruthi.
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
17,361 Views
Registered: ‎10-24-2013

Hi @shruthi_07

 

You just need to run the simulation for some more time. I got the signals toggling around at 52000 ns. Attaching the screenshot for your reference.

Thanks,Vijay
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.

View solution in original post

Capture.JPG
Highlighted
Observer
Observer
9,282 Views
Registered: ‎09-30-2015

Great!!

 

Can you also tell me what changes I need to make in the code?

 

Thank you so much,

Shruthi.

0 Kudos
Highlighted
Observer
Observer
9,278 Views
Registered: ‎09-30-2015
I found it.
Thank you so much once again.
That was a great help, Vijay!!
0 Kudos