cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
6,495 Views
Registered: ‎10-21-2013

Artix 7 FPGA with DDR3

Jump to solution

In one of design i am using ARTIX-7 and i just wanted to know maximum speed ARTIX-7 FPGA will support for DDR3 Interface.

 

 

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Visitor
Visitor
11,443 Views
Registered: ‎10-21-2013

 

I am using XC7A200T-2FBG484I Artix -7 FPGA, Hence the speed grade is "-2". that means it will support 800Mb/s DDR3 operation.

 

Correct me if i am wrong.

View solution in original post

0 Kudos
7 Replies
Highlighted
Xilinx Employee
Xilinx Employee
6,492 Views
Registered: ‎02-14-2014

Hello @patilpradeep,

 

This maximum speed depends on the speed grade of the device which you are using. Please check Table 16 (page #13) from below datasheet to knwo the Maximum Physical Interface (PHY) Rate for Memory Interfaces IP

http://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf

Regards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Visitor
Visitor
11,444 Views
Registered: ‎10-21-2013

 

I am using XC7A200T-2FBG484I Artix -7 FPGA, Hence the speed grade is "-2". that means it will support 800Mb/s DDR3 operation.

 

Correct me if i am wrong.

View solution in original post

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
6,475 Views
Registered: ‎02-06-2013

Hi

 

Yes that's correct.

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
Highlighted
Xilinx Employee
Xilinx Employee
6,343 Views
Registered: ‎02-14-2014

Hello @patilpradeep,

 

Since the query is answered, feel free to close the thread by marking helpful post as solution.

Regards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Visitor
Visitor
6,341 Views
Registered: ‎10-21-2013

Thanks for the support..

 

I will close this

0 Kudos
Highlighted
Visitor
Visitor
6,289 Views
Registered: ‎10-21-2013

 

I need one more help from your end,

 

I am feeling that some problem with IBIS model, Bec when i started simulation for DDR3 Interfaces i am able see results are not proper at the receiver.

And also i checked model performace with 100 ohm load.

 

can we have webex to understand the proble.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
6,163 Views
Registered: ‎08-01-2012

It sees to be you got required information for your original query.

Please create a separate thread for your new query.

________________________________________________

Please mark this post as an "Accept as solution" in case if it helped to resolve your query. So that it will help to other forum users to directly refer to the answer.

Give kudos to this post in case if you think the information is useful and reply oriented.

0 Kudos