UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant crochetx
Participant
424 Views
Registered: ‎08-01-2017

BUFGT followed by BUFG

Jump to solution

Hi,

I'm using the ZC706 with a board on the FMC. I need a clock from that board, but it comes from a pin connected to a GT buffer.

So, after reading the Gigabit Transceiver doc, I realized I could clock the PL thanks to a BUFGT, if it is followed by a BUFG.

I did that but it doesn't work. I keep trying but I get nothing.

Can you confirm that what I'm trying to do is possible? If so, what did I do wrong?

Thanks.

0 Kudos
1 Solution

Accepted Solutions
Participant crochetx
Participant
363 Views
Registered: ‎08-01-2017

回复: BUFGT followed by BUFG

Jump to solution

I've just retried it with another IBUFG_GTE2 and it works.

In fact, the pins I was using are not connected to the FPGA because of a mounting option.

Sorry, my mistake.

Anyway, thanks for your help.

View solution in original post

0 Kudos
4 Replies
Moderator
Moderator
409 Views
Registered: ‎07-30-2007

Re: BUFGT followed by BUFG

Jump to solution

BUFG's should all have the same reach.  I don't find BUFGT in the catalog.  BUFG_GT would be ultraScale.  I suspect it has something to do with the pin you are trying to reach.  Which one is it?




----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos
Participant crochetx
Participant
383 Views
Registered: ‎08-01-2017

Re: BUFGT followed by BUFG

Jump to solution

By BUFGT, I mean IBUFDS_GTE2.

I simply connect the output of the IBUFDS_GTE2 to a BUFG. Here is my code:

    IBUFDS_GTE2_inst2 : IBUFDS_GTE2
        generic map (
            CLKCM_CFG => TRUE,
            CLKRCV_TRST => TRUE,
            CLKSWING_CFG => "11"
        )
        port map (
            O => refclk,
            -- ODIV2 =>
            CEB => '0',
            I => refclk_p,
            IB => refclk_n
        );
         
    refclk_bufg_inst : BUFG
        port map (
          O => core_clk, -- 1-bit output: Clock output
          I => refclk  -- 1-bit input: Clock input
       );

Then I try to use the core_clk, but I see no clock.

0 Kudos
Xilinx Employee
Xilinx Employee
368 Views
Registered: ‎08-07-2007

回复: BUFGT followed by BUFG

Jump to solution

hi @crochetx 

 

you can try instantiate a GT (COMMON and CHANNEL) and see if the GT PLLs can lock.

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Participant crochetx
Participant
364 Views
Registered: ‎08-01-2017

回复: BUFGT followed by BUFG

Jump to solution

I've just retried it with another IBUFG_GTE2 and it works.

In fact, the pins I was using are not connected to the FPGA because of a mounting option.

Sorry, my mistake.

Anyway, thanks for your help.

View solution in original post

0 Kudos