UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie s.korolczuk
Newbie
2,186 Views
Registered: ‎08-09-2013

CML clock

Hi,

In one of my project with Virtex7  I want to use CML crosspoint switch  (ADN4604) to merge all clock signals in one chip and then connect this chip to Virtex CC  and MGT clock pins.  Would that be ok, if I connect CML signals to 1.5V banks where I have ddr3 memory with external termination to VTT (50Ohm resistors from each line to Vtt) ? Can I use somehow internal termination? Is there any other solution to solve this problem?

Thanks,

Stefan

Tags (4)
0 Kudos