UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Voyager
Voyager
330 Views
Registered: ‎10-12-2016

Choosing correct pinlocks for required interfaces ?

Hi Friends,

 

We purchased Kintex FPGA part, and we have different interfaces like UART, SD, DDR, USB etc. How to choose correct pin assignment with respective to interface. For DDR we have MIG, is there anything like that for all interfaces ?

 

NOTE: Any help or suggestions are highly appreciated.

 

Thank You

S Sampath

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
326 Views
Registered: ‎08-07-2007

回复: Choosing correct pinlocks for required interfaces ?

hi @ssampath

 

 

You can do pin Planning first.

Below is the document.

 

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug899-vivado-io-clock-planning.pdf

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Scholar drjohnsmith
Scholar
300 Views
Registered: ‎07-09-2009

Re: Choosing correct pinlocks for required interfaces ?

Dont know which part you have,  

 

but general pointers.

 

If it has a built in ARM ( a Zynq 7 part )

     and you want to use the peripherals of the Zynq, then pins are a prescribed.

 

If your in the FPGA, making your own peripherals,

   then things are a lot more open.

 

Clocks into the device has special pins,

   configuration pins are special

 

Generally, Memories are fairly constricted on where they can be connected and how,

     due to speed and voltages, and special bits in the chip that help you

 

  other ports you mention are basically constrained by voltages of the IO

      dont mix say 1v8 and 3v3 IO,

 

 

   

   

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos