cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
lionrouge
Adventurer
Adventurer
6,793 Views
Registered: ‎01-27-2014

DDR3 trace length/skew requirements (7-series)

Jump to solution

Hi !
UG583 states delays for DQ/DM to DQS, CK to address/control. It's not enough to route a DDR3-based PCB.


Where can i find full information on routing requirements?

0 Kudos
1 Solution

Accepted Solutions
lionrouge
Adventurer
Adventurer
11,262 Views
Registered: ‎01-27-2014
I have found some documents by Altera, Micron, Hynix and Samsung which answered all my questions.

View solution in original post

0 Kudos
5 Replies
vsrunga
Xilinx Employee
Xilinx Employee
6,790 Views
Registered: ‎07-11-2011

Hi,

 

UG583 is for UltraScale, please refer UG586 for 7 series design guideliness

http://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v2_3/ug586_7Series_MIS.pdf

 

 

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
lionrouge
Adventurer
Adventurer
6,786 Views
Registered: ‎01-27-2014
I have mistyped. Of course i use UG586
0 Kudos
gszakacs
Instructor
Instructor
6,765 Views
Registered: ‎08-14-2007

The "fly-by" PCB routing is briefly described in the section "DDR3 Component PCB Routing" on page 186.  I'm attaching a simplified diagram that shows the routes.  Address control and clock route from the FPGA through each device in sequence and end in termination to Vtt.  These signals are all unidirectional and phase-related to the clock differential output pair.  Data (DQ), Data strobes (DQS) and Data mask (DM) route directly from each device to the FPGA.  These are internally terminated at each end with on-die termination (ODT).  Each data group (usually 8 bits) is phase related to its own DQS pair.  Each group will have a different phase relationship to the outgoing clock pair, but this is taken care of during calibration.

-- Gabor
FlyByRoutes.PNG
lionrouge
Adventurer
Adventurer
6,751 Views
Registered: ‎01-27-2014

Thanks for this valuable information.
But what about skew in clock differential pair (between p and n)?
What are skew requirements of ba pins?
What about reset pin?
How close can memory signals be routed to memory clocks?
How close can differential pairs be?
You said "each group will have a different phase relationship to the outgoing clock pair" but is there some limit to this difference?

0 Kudos
lionrouge
Adventurer
Adventurer
11,263 Views
Registered: ‎01-27-2014
I have found some documents by Altera, Micron, Hynix and Samsung which answered all my questions.

View solution in original post

0 Kudos