We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎05-25-2018

DRC ERROR: REQP#1 For DELAY_SRC DATAIN attribute in IODELAYE2, DATAIN pin must be connected

I have implemented the scheme of cascading two IDELAYE2 modules for increasing the tap delay values. As, the default value of DELAY_SRC attribute is IDATAIN. But this attributes didn't perform fibre routing and generate DRC Error. So, from the different threads, its come to know that we have to change this value to DATAIN.By doing this, i have got following error: This DRC Error is:


REQP#1: pins[0].idelaye2_bus: For DELAY_SRC DATAIN programming the DATAIN input pin of IDELAYE2 must be connected.


Please provide the remedy of this error.


0 Kudos