Just curious to know whether it is possible to design the FIFO buffers without using the CLBs and BRAMs of the FPGA.
Thanks in advance,
If you remove BRAMs and CLBs, then what is left within an FPGA fabric?
Interconnect wires and I/O pads.
Do you think a FIFO can be implemented using the above two? :-)
------------FPGA enthusiast------------Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem