UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor s@kshidevi
Visitor
152 Views
Registered: ‎02-07-2019

Designing timing constraints

Sir, I want to know how do we decide the values for timing constraints in xilinx vivado? Is it necessary to give false path and multicycle exception for every design in vivado?

0 Kudos
1 Reply
Teacher drjohnsmith
Teacher
141 Views
Registered: ‎07-09-2009

Re: Designing timing constraints

An over constraind designis as bad / worse than a under constraind one.

 

Things you need to constrain,

Clocks into the FPGA .

if you have more than one clock into the FPGA, then any false paths into the fpga need to be marked.

Io pin placments.

 

After that, its down to you companies design rules and what your aiming for.

I'd normaly put set up and hold times on all the IO,

and mark any asyncronous clock crosssing paths,

then look at the timmings your getting.

 

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug903-vivado-using-constraints.pdf

 

 

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>