cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
656 Views
Registered: ‎08-15-2017

I can not find any information about which side is the bank belong to in UG475 (top ,bottom ,left ,right )?

Jump to solution

where I can get that information ?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
576 Views
Registered: ‎06-06-2018

hi @microchip_zhang,

For smaller devices, it is not necessary that every bank should be present. You can verify this by selecting a device with small package(means you can see this .pkg files).

For Bank0 as tenzin told it will be in the middle of the device.

 

Regards,

Deepak D N

---------------------------------------------------------------------------------------------------------------------

Please reply or Give Kudo or Mark it as an Accepted Solution.

-------------------------------------------------------------------------------------------------------------------

Regards,
Deepak D N
---------------------------------------------------------------------------
Please Kudo and Accept as a Solution, If it helps.
---------------------------------------------------------------------------

View solution in original post

0 Kudos
4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
645 Views
Registered: ‎06-06-2018

Hi @microchip_zhang,

Please refer page 33 and 34 of UG475 (v1.17). which will guide you for your query.

Bank.JPG

Regards,

Deepak D N

----------------------------------------------------------------------------------------------

Reply or give kudo or accept as a Solution.

---------------------------------------------------------------------------------------------

Regards,
Deepak D N
---------------------------------------------------------------------------
Please Kudo and Accept as a Solution, If it helps.
---------------------------------------------------------------------------
0 Kudos
Highlighted
628 Views
Registered: ‎08-15-2017

I  have seen the figure as below,and there only left and right , what about the bank which has not been mentioned in the figure , such as bank13, bank0 , power bank ,grand bank ? and the schematic software which i am using has the blank which need to be filled

lr.PNG
0 Kudos
Highlighted
Moderator
Moderator
598 Views
Registered: ‎09-18-2014

Microchip_zhang,

Assuming you are using a A50T-FGG484 by the image you attached, you do not need to to worry about bank 13 because it's not there in the A50T. Every device has bank 0 and it's usually located in the middle of the device along with the core supply voltage and ground pins. For physical pin locations of the banks which I assume you are asking for check the actual IO banking diagrams in Chapter 3. For the A50T-FFG484 see page 113 of UG475. 

 

device dagram A50T.JPG

Regards,

T

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
577 Views
Registered: ‎06-06-2018

hi @microchip_zhang,

For smaller devices, it is not necessary that every bank should be present. You can verify this by selecting a device with small package(means you can see this .pkg files).

For Bank0 as tenzin told it will be in the middle of the device.

 

Regards,

Deepak D N

---------------------------------------------------------------------------------------------------------------------

Please reply or Give Kudo or Mark it as an Accepted Solution.

-------------------------------------------------------------------------------------------------------------------

Regards,
Deepak D N
---------------------------------------------------------------------------
Please Kudo and Accept as a Solution, If it helps.
---------------------------------------------------------------------------

View solution in original post

0 Kudos