cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Explorer
Explorer
938 Views
Registered: ‎07-05-2017

I have the LVDS 2.5Volt bus on BANK 35. Are there any dedicated VRN and VRP pins on BANK 35 of the XC7Z020-1CLG484C Xilinx device?

Jump to solution

Hi ,

 

I have the LVDS 2.5Volt bus on BANK 35 of the Zynq FPGA. Are there any dedicated VRN and VRP pins on BANK 35 of the XC7Z020-1CLG484C Xilinx device?

0 Kudos
Reply
1 Solution

Accepted Solutions
Explorer
Explorer
874 Views
Registered: ‎07-05-2017

Hi Simon,

 

I used for example "set_property DIFF_TERM TRUE [get_ports lvds_clkp_0] " in the XDC file.

I'm assuming the termination is inserted in the IO PAD. I looked at my DEVICE in the Implementation design and I see this below:

2019-01-29_1247.png

 

Does this mean the DIFF_TERM is inserted?

Thanks,

View solution in original post

0 Kudos
Reply
7 Replies
Xilinx Employee
Xilinx Employee
928 Views
Registered: ‎08-25-2010

Hi

VRP and VRN is only available in a HP bank, BANK 35 is a HR bank.

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Reply
Explorer
Explorer
919 Views
Registered: ‎07-05-2017

Hi Simon,

Thanks for the quick reply. If there are no VRN and VRP on Bank 35 (HR Bank) Can I still use Differential 2.5 volt LVDS signals and see them in in the FPGA without DCI termination?

0 Kudos
Reply
Xilinx Employee
Xilinx Employee
891 Views
Registered: ‎08-25-2010

Hi

You can use LVDS25, which doesn't require DCI. You should use DIFF_TERM(True) or 100ohm of termination resitor externally if LVDS_25 input was used.

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Reply
Explorer
Explorer
875 Views
Registered: ‎07-05-2017

Hi Simon,

 

I used for example "set_property DIFF_TERM TRUE [get_ports lvds_clkp_0] " in the XDC file.

I'm assuming the termination is inserted in the IO PAD. I looked at my DEVICE in the Implementation design and I see this below:

2019-01-29_1247.png

 

Does this mean the DIFF_TERM is inserted?

Thanks,

View solution in original post

0 Kudos
Reply
Xilinx Employee
Xilinx Employee
858 Views
Registered: ‎08-25-2010

Hi @aynilian,

 

Yes, you just set_property DIFF_TERM TRUE [get_ports lvds_clkp_0] in XDC.

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Explorer
Explorer
830 Views
Registered: ‎07-05-2017

 

Hi Simon I checked the implemented design pio I/O port Properties and the DIFF_TERM box is checked as shown below:

 

Screenshot from 2019-01-30 15-14-15.png

0 Kudos
Reply
Explorer
Explorer
825 Views
Registered: ‎07-05-2017

Thanks!

0 Kudos
Reply