UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor akshath@13
Visitor
175 Views
Registered: ‎06-26-2017

IO Bank Issue on Artix-7 based AC701-Board

Hi,

We are facing one issue related to IO banks of Artix-7 based AC701 Board.

We have tested 4 pins of IO bank 34 by using them as input and output. Upon our observations, we have come to conclusion that those pins are not functional.

What are the possible reasons for IO Bank to get damaged?

What is the maximum current ratings for AC701 at 12V?

Regards,

Akshath Kumar

0 Kudos
2 Replies
157 Views
Registered: ‎09-17-2018

Re: IO Bank Issue on Artix-7 based AC701-Board

ak,

Table 1 of the data sheet has the absolute maximum voltages and currents.  Go beyond, and damage will occur.  As well, ESD is discussed in ug116.pdf.  Again, you can see what will cause damage, and what will not.  12v on any IO greatly exceeds the abs max specifications, and will cause gate breakdown, junction breakdown almost immediately.

l.e.o.

0 Kudos
Visitor akshath@13
Visitor
138 Views
Registered: ‎06-26-2017

Re: IO Bank Issue on Artix-7 based AC701-Board

Hello,

Sorry for the confusion.

I am applying 12V to the board not directly to the FPGA IO Bank.

I am giving 1.5V to FPGA IO Bank 34.

Regards,

Akshath

0 Kudos