UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor lepotdenut
Visitor
467 Views
Registered: ‎10-29-2018

LVDS I/O HP banks

Hello everyone,

I have a Virtex 7 evaluation board.

I want to connect some LVDS pairs to my board via the 2 HPC FMC bank. 
Is it possible to do so ?

 

I've seen on the datasheet only LVCMOS 1.8V as a protocol for I/O ..

Capture.JPG

 

I also have some signals LVTTL 3.3V. As I can see on the datasheet, the voltage requirement for HP bank is 1.8V, I guess I have to convert my signals LVTTL 3.3V <-> LVCMOS 1.8V ?

 

Thanks for yours answers and happy new year !

0 Kudos
3 Replies
Scholar drjohnsmith
Scholar
451 Views
Registered: ‎07-09-2009

Re: LVDS I/O HP banks

what speed / frequency are your looking at
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Visitor lepotdenut
Visitor
428 Views
Registered: ‎10-29-2018

Re: LVDS I/O HP banks

No more than 250 MHz

 

0 Kudos
Visitor lepotdenut
Visitor
361 Views
Registered: ‎10-29-2018

Re: LVDS I/O HP banks

Ok I found part of my solution.

If I'm not mistaken, there is no problem if I want to connect my LVDS signals to FMC HPC of Virtex 7 eval board (according to the datasheet).

Capture.JPG

Just have to check if it accept 250 MHz signals ?

 

Still, I'm still looking for a solution to convert my TTL 5V signals I/O to communicate with my FPGA board. Apparently, I can't send LVTTL 3.3V to FMC HPC but only LVCMOS 1.8V ? Could someone clarify me all my wonders ?

 

Thanks a lot and Happy new year to everyone !!

0 Kudos