I want to use SPARTAN to decode OpenLDI signal (one type of LVDS signal).
The sequence is like below.
One clock cycle contains 7 data.
So does SERDES can handle it? Or i need to use PLL to generate 7x frequence clock? And how to align the data and clock?
BTW, does xilinx have the IP core for this signal?