10-04-2018 08:29 AM
I'm trying to figure out if I can use the zynq family in a project. One of my main concerns is power usage.
The design will run several zynq devices on USB power alone.
Only one of the devices actually needs RAM. The other (a maximum of 3 devices) can be run without any external memory whatsoever. A very simple programming running on the one cortex A9, possible at highly reduced clockspeed for some slow GPIO.
The artix 7 inside will do the most of the work.
When playing with xilinx power estimation tool a WHOPPING 1W can be saved when going from a design with DDR (medium to high resources usage on all other subsystems) to a design without RAM (with the same usage on all but the DDR subsystem).
The quick estimate feature shows a power usage that goes from about 1.3 W to 0.255W.
Is this just a quirk of the power estimation tool or can you really get a zynq with a non trivial FPGA load running at these low power targets?
The one device that needs RAM...can you save significantly going to slower RAM like DDR2 running at slower speeds or is that too a quirk of the tool?
A BIG thanks for all helpful!
10-06-2018 03:58 AM
10-12-2018 04:04 AM
I tried the solution that's described in
but couldn't get it to work on a minizedboard in vivado 2018.
The hacked FSBL seems to run and write the bitstream to the FPGA but the fpga doesn't do a thing.
I loaded two counters in it...one clocked form the ps PLL side and one clocked by an external signal generator but both stay completely quite after being programmed.
When I program with JTAG they start up like they should.
Is there something keeping the PL side on inactive? What could that be?
Or is the bitstream programming just not working like it should.
I don't know how to check this.
10-16-2018 03:15 AM