UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor nhzgroup
Visitor
206 Views
Registered: ‎08-07-2019

SPI CLOCK FROM FPGA NOT FROM SPI MASTER

Jump to solution

Hello all, 

 

I have an artix-7 FPGA connected to MASTER SPI (FX3). First, when I try to configure FPGA I fail. I check SPI_SCK or CCLK during operation and wierd thing is there. 

 

When I power on the board I see FPGA send a ~2.5 MHz clock into CCLK!!!!! PICTURE BELOW:

SSS.png

When I start sending bitstream through SPI i see two clock added!! picture below

 

SSS2.png

Any one know what is going on?

 

Thanks, 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar drjohnsmith
Scholar
134 Views
Registered: ‎07-09-2009

Re: SPI CLOCK FROM FPGA NOT FROM SPI MASTER

Jump to solution

what configuration mode do yo have the fpga set into ?

it looks like its configured to be master, which is why its sending out the cclk.

You dont say your board or FPAG , bu there ar enormal three mode pins to the FPGA M0, M1 M2 which sleect what the FPGA does upon a prog_b going down,

 

https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf

 

https://www.xilinx.com/support/answers/34904.html

 

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
3 Replies
Xilinx Employee
Xilinx Employee
142 Views
Registered: ‎08-25-2010

回复: SPI CLOCK FROM FPGA NOT FROM SPI MASTER

Jump to solution

Hi @nhzgroup 

What's the frequency of these two? It looks as if there is a crosstalk.

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Scholar drjohnsmith
Scholar
135 Views
Registered: ‎07-09-2009

Re: SPI CLOCK FROM FPGA NOT FROM SPI MASTER

Jump to solution

what configuration mode do yo have the fpga set into ?

it looks like its configured to be master, which is why its sending out the cclk.

You dont say your board or FPAG , bu there ar enormal three mode pins to the FPGA M0, M1 M2 which sleect what the FPGA does upon a prog_b going down,

 

https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf

 

https://www.xilinx.com/support/answers/34904.html

 

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
Visitor nhzgroup
Visitor
119 Views
Registered: ‎08-07-2019

Re: SPI CLOCK FROM FPGA NOT FROM SPI MASTER

Jump to solution
 
Thanks 
 
drjohnsmith, You were right! the problem solved ! got stuck with this for many days! god bless you. Best, 
 
 
 
 
0 Kudos