cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
575 Views
Registered: ‎02-12-2019

Signal initialization in Virtex II (XC2VP50) with ISE 10.1i

Jump to solution

I have seen recent posts verifying that in modern tools and devices the following VHDL signal instantiation will have an initial value after configuration of '1', but does this hold true for older devices and tools?

Specifically the VirtexII Pro (XC2VP50) and ISE 10.1i ?

signal enable : std_logic := '1';

Will my signal "enable" have the value of '1' after configuration without any reset block?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
536 Views
Registered: ‎08-25-2010

Hi dwalto08@harris.com

 

Yes, the initial state after configuration is 1 for signal enable.

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

2 Replies
Highlighted
Xilinx Employee
Xilinx Employee
537 Views
Registered: ‎08-25-2010

Hi dwalto08@harris.com

 

Yes, the initial state after configuration is 1 for signal enable.

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

Highlighted
524 Views
Registered: ‎02-12-2019
Thank you Simon. I could find no documentation of that in the datasheet, appnotes, or white papers that specifically addressed Virtex II.
0 Kudos