cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer
Observer
324 Views
Registered: ‎09-07-2017

Spartan 7 LVDS_25 input data rate

Jump to solution

Hi Xilinx,

 

I am going to choose XC7S75-2FGG484 to receive 16 channels LVDS data (DDR mode) and 1 LVDS clock. The target speed is 1Gbps for each channel. I am considering to connect to Bank 13 because of system design. 

 

1. Can Spartan 7 support the 1Gbps data rate?

2. Is there any limitation to use Bank 13? Since the IO number is smaller than other banks.

 

Thanks

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
308 Views
Registered: ‎06-02-2017

回复: Spartan 7 LVDS_25 input data rate

Jump to solution

@xjtusiriusHi,

Please check the answer below:

1. Can Spartan 7 support the 1Gbps data rate?

Ans: You can check the DS189 Table15 the -2 speed device can support 1250Mb/s@ DDR, -1 speed device only support 950Mbps. If you need to design the board, SI also need to be considered.

2. Is there any limitation to use Bank 13? Since the IO number is smaller than other banks

Ans: Some bank have fewer IO because not all pin fanout from the chip die. These pins are normal user IO as other bank's.

-------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
309 Views
Registered: ‎06-02-2017

回复: Spartan 7 LVDS_25 input data rate

Jump to solution

@xjtusiriusHi,

Please check the answer below:

1. Can Spartan 7 support the 1Gbps data rate?

Ans: You can check the DS189 Table15 the -2 speed device can support 1250Mb/s@ DDR, -1 speed device only support 950Mbps. If you need to design the board, SI also need to be considered.

2. Is there any limitation to use Bank 13? Since the IO number is smaller than other banks

Ans: Some bank have fewer IO because not all pin fanout from the chip die. These pins are normal user IO as other bank's.

-------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos