UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
207 Views
Registered: ‎03-13-2014

Suggestions please on switching clock frequency

Jump to solution

Hi,

I am using the Zynq 7015 device and Vivado  2017.4. What I would like to do is switch between two fixed clock frequencies, 120Mhz or 150Mhz, while configured.

Currently I have a MCM configured with the wizard that has 100Mhz input and generates 120Mhz. I understand that I can enable an AXI-lite interface to make it programmable but that will use a lot of resource. Also could enable the DRP interface to change the MCM settings.

But can I just generate 120Mhz and 150Mhz then switch between using a second MCM with two input clocks and a bit to select which is in use. Would the second MCM be able to lock on either frequency?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Explorer
Explorer
203 Views
Registered: ‎06-25-2014

Re: Suggestions please on switching clock frequency

Jump to solution

Generate both clocks using an MMCM and then feed these 2 clocks into a BUFGMUX primitive where you select which clock feeds your logic. 

4 Replies
Highlighted
Explorer
Explorer
204 Views
Registered: ‎06-25-2014

Re: Suggestions please on switching clock frequency

Jump to solution

Generate both clocks using an MMCM and then feed these 2 clocks into a BUFGMUX primitive where you select which clock feeds your logic. 

Scholar dgisselq
Scholar
193 Views
Registered: ‎05-21-2015

Re: Suggestions please on switching clock frequency

Jump to solution

@davewarren,

What you are asking to do is neither easy nor simple to do.  There are a lot of pitfalls along the way.  The most common would be glitches in the select line that controls the clock switch, causing clock glitches that are then sent to your logic, causing some positive edge logic to be triggered but not other logic, etc.  It gets to be a real mess.

The solution is the BUFGMUX--where Xilinx has done all the hard work for you.

If you want to read more about how such a mux might be implemented under the hood, feel free to check out this article.

Dan

Explorer
Explorer
188 Views
Registered: ‎03-13-2014

Re: Suggestions please on switching clock frequency

Jump to solution
Thanks for the suggestions guys, I will give it a go
0 Kudos
157 Views
Registered: ‎01-22-2015

Re: Suggestions please on switching clock frequency

Jump to solution

@davewarren 

Special timing constraints will be needed for the BUFGMUX as described by Avrum in <this> thread.  These special constraints (Exclusive Clock Groups) are also described on page 43 of UG903(v2019.1).

Mark