cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
khyam
Contributor
Contributor
638 Views
Registered: ‎02-25-2018

Through-silicon vias prototype in Artix 7 FPGA

How to prototype, through-silicon vias(TSV) module in FPGA. Just consider FPGA wire/link or any other way to module TSV in Artix 7 FPGA.

0 Kudos
2 Replies
tenzinc
Moderator
Moderator
604 Views
Registered: ‎09-18-2014

Khyam,

 

So, I am a little curious and concerned as to what the need for this information is. Would you care to share what you are trying to do here? I mainly ask because you question is in reference to Artix-7 and I am unaware of any documentation or Xilinx publication suggesting the use of TSVs for Artix-7 devices... As far as I know Virtex-7 were the ones with the silicon interposer and TSVs. 

 

Regards.

Tezz



Don’t forget to reply, kudo, and accept as solution.

Get started FAST with our UltraFAST design methodoly guides and don't forget to visit our Xilinx Design Hubs for additional resources and reference.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs

------------------------------------------------------------------------------------------------

0 Kudos
khyam
Contributor
Contributor
539 Views
Registered: ‎02-25-2018

Design and implementation 3 Dimensional Network on chip architecture in FPGA. It uses vertical link(wire) as a TSV.

0 Kudos