UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor zhangming
Visitor
550 Views
Registered: ‎10-20-2018

Virtex-4 FPGA

Hello, I need to ask you about Virtex-4 FPGA, when the Virtex-4 FPGA 3.3V voltage input side of a larger voltage burr (exceeding the allowable voltage range in the data sheet), what impact on the FPGA IO sampling? Or will it affect the value of the internal registers? Thanks a million!
0 Kudos
1 Reply
Explorer
Explorer
531 Views
Registered: ‎05-08-2018

Re: Virtex-4 FPGA

zm,

 

If the transient is is at or below the recommended  maximum, nothing happens.

 

If the transient is at or below the absolute maximum value, operation may not be valid (data errors).

 

If the transient is in excess of the absolute maximum value, permanent damage may result, and the device may no longer work.

 

There is no minimum time exceeding the abs max:  exceeding means probable damage and failure of the device.