Showing results for 
Show  only  | Search instead for 
Did you mean: 
Registered: ‎02-17-2020

XADC conversion


I am using Xilinx XADC IP core for FFT operation and I have a couple of questions on the XADC sampling rate.

Question 1)

I would like to have the sampling rate at 1 MSPS but for a 100 MHz clock the XADC actual conversion rate is 961.54 KSPS. Same is for 50 MHz. I realized that for 104 MHz of DCLK clock the conversion rate is 1000 KSPS but implementing this clock from clocking wizard IP resulted in timing failure during implementation. (This is another problem if you have any inputs on how to tackle it)

So I settled for 100 MHz clock and expected a 961.54 KSPS sampling rate. If I am not wrong the FFT resolution should be 961.54*10^3/4096 (for a 4096 point FFT). 

Backtracking from the scope, it appears that there is an offset from the expected sampling rate. Example: While 23.5 KHz is expected to fall in the 100th bin it falls in 111th bin. The sampling rate (computed from the FFT resolution formula - observing output) would be around 870 KSPS.

Question 2)

Would the sampling rate change if I use a 50 MHz DCLK clock instead of 100 MHz? The IP core indicates that the actual sampling rate would be 961.54 KSPS (same as that with 100 MHz clock) but I observed a shift in FFT output yet again. This time the sampling rate (computed from the FFT resolution formula) falls around 835 KSPS.

Please help!

P.S. - In my design I used a AXI-4 stream register slice to account for latency involved in mathematical operations on the FFT output so that the signals from xfft_0 appear at the same time as the data.

Screenshot from 2020-03-01 18-31-02.png
0 Kudos
0 Replies