UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer nagender_patel
Observer
354 Views
Registered: ‎03-21-2017

multiple instantiation of modules

hello,

         I am working on a custom based kintex7 board. There are 26 ADC's interfaced with the FPGA. I have developed a driver for single ADC, it is working fine initially, but when i have instantiated same code 26 times for each ADC's, some of the adc's outputs are disturbed. can any one help what are rules to be followed while we are insantiated same code multiple times to overcome timing issues  

0 Kudos
6 Replies
321 Views
Registered: ‎06-21-2017

Re: multiple instantiation of modules

This could be a timing problem.  Do you have timing constraints for all of you inputs?  Could be a layout problem.  Did you follow the layout guidelines for your board?  Are your power supplied adequate?

0 Kudos
Observer nagender_patel
Observer
309 Views
Registered: ‎03-21-2017

Re: multiple instantiation of modules

no i didnt follow any timings.. can u say any doc's to follow to do timing.....plz help

0 Kudos
Highlighted
Scholar drjohnsmith
Scholar
297 Views
Registered: ‎07-09-2009

Re: multiple instantiation of modules

 

All designs are made of two parts,

 the code and the constraints,

if you dont constrain you dont know what your going to get

   because the tools run till they meet constraints, and stop, 

          if you have no constraints, then you are going to get any speed the tool happened to run into first. 

Have a read thorough this 

https://www.xilinx.com/products/design-tools/ultrafast.html

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_2/ug945-vivado-using-constraints-tutorial.pdf

https://www.xilinx.com/video/hardware/creating-basic-clock-constraints.html

 

BTW: did you say what toosl , OS and chip your using , Ive assumed vivado 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
277 Views
Registered: ‎06-21-2017

Re: multiple instantiation of modules

You could also try the Timing Constraints wizard.  BEFORE YOU OPEN THIS WIZARD make a copy of your constraints files (xdc).  the wizard sometimes overwrites parts of this file that you want to keep.

0 Kudos
Observer nagender_patel
Observer
151 Views
Registered: ‎03-21-2017

Re: multiple instantiation of modules

i have used vivado 2017.4 and windows10 as OS.
0 Kudos
138 Views
Registered: ‎06-21-2017

Re: multiple instantiation of modules

That's nice.  Did you read the documents suggested by @drjohnsmith ?  Did you try the timing wizard?  What have you done since your last post?

0 Kudos