UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie tomy222
Newbie
440 Views
Registered: ‎05-05-2018

using DFF to implement fifo

Hi all.
i am confused with the fifo design

if i use flip flop to implement fifo, the condition generating full signal is not same as sram based fifo?
Using flip flop we can read and write same address at the same time. So , i think the condition generating full signal is not same as sram based fifo. Am i correct?
Thanks!

0 Kudos
1 Reply
Moderator
Moderator
403 Views
Registered: ‎04-18-2011

Re: using DFF to implement fifo

Hi why would you want to consume large amounts of flip flops when there is a proven FIFO there to use?


Full will be generated by the FIFO when the write pointer reaches the end of the FIFO
Can you show us the rtl code you use to make this FIFO?
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos