UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor awezwh
Visitor
2,439 Views
Registered: ‎07-15-2013

zc702 DDR DQ/DQs about ECC

In PS7 DDR configuration,

 

effective DRAM bus width selected with 16 bit

 

when ECC is enabled, DQ is [31:0] and DQS is 3 to 0.

when ECC is disabled, DQ is [15:0] and DQS is 1 to 0.

 

if it means ECC active four DDR chips but DRAM bus width still is 16 bit?

 

 

0 Kudos
1 Reply
Scholar austin
Scholar
2,437 Views
Registered: ‎02-27-2008

Re: zc702 DDR DQ/DQs about ECC

Yes,

 

That is correct.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos