UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer sunyonglai
Observer
2,539 Views
Registered: ‎02-03-2015

AXI interconnect IP sync CLK

Hi,everyone!

In AXI interconnect  IP,the  NTERCONNECT_ACLK  must be mcb_clk?  And how to set the slave ratio to NTERCONNECT_ACLK  ? 1:1,2:1,1:2?

When in async mode , the core can run right,but in sync mode can not? Why?

thanks!

 

mcb_clk  is 100Mhz.

0 Kudos
1 Reply
Moderator
Moderator
2,521 Views
Registered: ‎11-09-2015

Re: AXI interconnect IP sync CLK

Hi @sunyonglai,

 

In your bd, in the top, you should have a link like "run connection automation". Click on it, it will connect everything for you.

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos